

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/725,850	12/02/2003	Joel P. de Souza	YOR920030602US1 (17242)	3232
75	590 10/21/2005		EXAM	INER
STEVEN FISCHMAN, ESQ.			NGUYEN, DAO H	
SCULLY, SCOTT, MURPHY AND PRESSER				
400 Garden City Plaza Garden City, NY 11530			ART UNIT	PAPER NUMBER
			2818	

DATE MAILED: 10/21/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

			HA
	Application No.	Applicant(s)	
	10/725,850	DE SOUZA ET AL.	
Office Action Summary	Examiner	Art Unit	
	Dao H. Nguyen	2818	
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet w	vith the correspondence address	;
A SHORTENED STATUTORY PERIOD FOR REL WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication If NO period for reply is specified above, the maximum statutory per - Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the may earned patent term adjustment. See 37 CFR 1.704(b).	B DATE OF THIS COMMUN R 1.136(a). In no event, however, may a iod will apply and will expire SIX (6) MO atute, cause the application to become A	ICATION. Treply be timely filed NTHS from the mailing date of this communication ABANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 26	September 2005.		
·— · ·—	his action is non-final.	•	
3) Since this application is in condition for allow closed in accordance with the practice under			its is
Disposition of Claims			
 4) ☐ Claim(s) 35-80 is/are pending in the application 4a) Of the above claim(s) 35-55 is/are withd 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 56-80 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and 	rawn from consideration.		•
Application Papers			
9) The specification is objected to by the Exam	iner		•
10) ☐ The specification is objected to by the Exam 10) ☐ The drawing(s) filed on <u>02 December 2003</u> i		Tobjected to by the Examiner	
Applicant may not request that any objection to t			
Replacement drawing sheet(s) including the con	= : :		l21(d).
11) The oath or declaration is objected to by the			
Priority under 35 U.S.C. § 119			
12) ☐ Acknowledgment is made of a claim for fore a) ☐ All b) ☐ Some * c) ☐ None of:	•	§ 119(a)-(d) or (f).	
1. Certified copies of the priority docume2. Certified copies of the priority docume		Application No.	
2. Certified copies of the priority docume3. Copies of the certified copies of the p			, e
application from the International Bur		Trocered in the realonal clay	
* See the attached detailed Office action for a	* * * * * * * * * * * * * * * * * * * *	t received.	
Attachment(s)	. —		
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) 		Summary (PTO-413) o(s)/Mail Date	
 Notice of Draitsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/Paper No(s)/Mail Date <u>0905</u>. 		Informal Patent Application (PTO-152)	

DETAILED ACTION

1. This Office Action is in response to the communications dated 12/02/2003 through 09/26/2005.

Claims 1-34 have been cancelled.

Claims 35-80 are active in this application; these are newly added claims.

Acknowledges

- 2. Receipt is acknowledged of the following items from the Applicant.
- a. Information Disclosure Statement (IDS) filed on 09/06/2005. The references cited on the PTOL 1449 form have been considered.

Applicant is requested to cite any relevant prior art if being aware on form PTO-1449 in accordance with the guidelines set for in M.P.E.P. 609.

b. Applicant made a provisional election without traverse to prosecute the invention of new claims 56-80, drawn to semiconductor devices.

Claims 35-55 have been withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a non-elected group there being no allowable generic or linking claim.

Applicant has the right to file a divisional application covering the subject matter of the non-elected claims.

Specification

3. The specification has been checked to the extent necessary to determine the presence of possible minor errors. However, the applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Objections

4. Claims 66, 67, 78, and 79 are objected to because of the following reasons:

In claims 66 and 79, the limitations "said (100) crystal orientation" and "said (110) crystal orientation" lack antecedent bases. Such limitation(s) is/are not priorly defined. Similarly, limitations "first Si-containing semiconductor region" and "said second Si-containing semiconductor region" lack antecedent bases.

In claims 67, 76, and 80, the "wherein" clauses containing two (2) phrases: one dealing with the nFET device, and the other dealing with the pFET device. Phrase separation(s) is/are needed to put the claim(s) in better form(s).

Appropriate correction(s) is/are required.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 6. Claim(s) 1 is/are rejected under 35 U. S. C. § 102 (b) as being anticipated by U.S. Patent No. 4,768,076, to Aoki et al.

Regarding claim 56, Aoki discloses a planar hybrid-orientation semiconductor substrate structure, as shown in figs. 7, 10, comprising:

at least one clearly defined first single crystal semiconductor region 10 having a first surface crystal orientation (110) and at least one clearly defined second single crystal semiconductor region 18 having a second surface crystal orientation (100) different from the first, said second semiconductor regions 18 formed by amorphizing a semiconductor material having said first orientation and recrystallizing it into a semiconductor material having said second orientation (100). See also col. 5, line 1 to col. 6, line 45.

Nevertheless, the limitation(s) "said second semiconductor regions formed by amorphizing a semiconductor material having said first orientation and recrystallizing it into a semiconductor material having said second orientation" is process limitation(s).

Page 5

Art Unit: 2818

and the discussed claim is drawing to a product. The process limitation(s) of how the second semiconductor regions being formed has/have no patentable weight in claim drawn to structure. Note that a "product by process" claim is directed to the product per se, no matter how actually made, In re Hirao, 190 USPQ 15 at 17 (footnote 3). See also In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Fessmann, 180 USPQ 324; In re Avery, 186 USPQ161; In re Wertheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue) and In re Marosi et al, 218 USPQ 289, all of which make it clear that it is the patentability of the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that an old or obvious product by a new method is not patentable as a product, whether claimed in "product by process" claims or not. Note that applicant has the burden of proof in such cases, as the above caselaw makes clear. MPEP §2113 states that "[E]ven though product-by-process claims are limited by and defined by the process, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by a different process." In re Thorpe, 777F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985)."

Therefore, the recitation "said second semiconductor regions formed by amorphizing a semiconductor material having said first orientation and recrystallizing it into a semiconductor material having said second orientation" is considered a process

of making product and has been given no patentable weight in a product-by-process claim and is thus non-limiting.

7. Claim(s) 56-69 and 72-80 are rejected under 35 U. S. C. § 102 (b) as being anticipated by admitted prior art (Admission).

Regarding claim 56, Admission discloses a planar hybrid-orientation semiconductor substrate structure, as shown in figs. 1-4 of the instant application, comprising:

at least one clearly defined first single crystal semiconductor region 320 having a first surface crystal orientation (100) and at least one clearly defined second single crystal semiconductor region 440 having a second surface crystal orientation (110) different from the first, said second semiconductor regions formed by amorphizing a semiconductor material 430 having said first orientation and recrystallizing it into a semiconductor material having said second orientation (110). See further the instant specification, pages 2-3.

Nevertheless, the limitation(s) "said second semiconductor regions formed by amorphizing a semiconductor material having said first orientation and recrystallizing it into a semiconductor material having said second orientation" is process limitation(s), and the discussed claim is drawing to a product. The process limitation(s) of how the second semiconductor regions being formed has/have no patentable weight in claim drawn to structure. Note that a "product by process" claim is directed to the product per se, no matter how actually made, In re Hirao, 190 USPQ 15 at 17 (footnote 3). See also

In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Fessmann, 180 USPQ 324; In re Avery, 186 USPQ161; In re Wertheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue) and In re Marosi et al, 218 USPQ 289, all of which make it clear that it is the patentability of the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that an old or obvious product by a new method is not patentable as a product, whether claimed in "product by process" claims or not. Note that applicant has the burden of proof in such cases, as the above caselaw makes clear. MPEP §2113 states that "[E]ven though product-by-process claims are limited by and defined by the process, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by a different process." In re Thorpe, 777F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985)."

Therefore, the recitation "said second semiconductor regions formed by amorphizing a semiconductor material having said first orientation and recrystallizing it into a semiconductor material having said second orientation" is considered a process of making product and has been given no patentable weight in a product-by-process claim and is thus non-limiting.

Regarding claim 57, Admission discloses the hybrid-orientation substrate structure further comprising at least one isolation region 330 separating said at least one first single crystal semiconductor region 320 from said at least one second single crystal semiconductor region 440. See figs. 1-4.

Regarding claim 58, Admission discloses the planar hybrid-orientation substrate structure further comprising a buried insulator layer 420, wherein at least some of each first and second semiconductor regions 320/440 are above said buried insulator layer 420. See fig. 4.

Regarding claim 59, Admission discloses the planar hybrid-orientation substrate structure wherein said at least one isolation region comprises a dielectric-filled trench.

See figs. 1-4, and pages 2-3 of the instant specification.

Regarding claim 60, Admission discloses the planar hybrid-orientation substrate structure wherein materials of said first and second semiconductor regions are selected from the group consisting of Si, SiC, SiGe, SiGeC, Ge alloys, Ge, C, GaAs, InAs, InP, layered combinations or alloy thereof, and other III-V or II-VI compound semiconductors. See the specification, pages 2-3 of the instant application.

Application/Control Number: 10/725,850

Art Unit: 2818

Regarding claims 61-62, Admission discloses the planar hybrid-orientation substrate structure comprising all claimed limitations. See the specification, page 2-3 of the pending application.

Regarding claim 63, Admission discloses the hybrid-orientation substrate structure wherein said different surface crystal orientations are selected from the group consisting of (110), (111) and (100). See the specification, page 2-3 of the pending application.

Regarding claim 64, Admission discloses the planar hybrid-orientation substrate structure wherein said first Si-containing semiconductor region has a (100) crystal orientation and said second Si-containing semiconductor region has a (110) crystal orientation. See the specification, page 2-3 of the pending application.

Regarding claim 65, Admission discloses the planar hybrid-orientation substrate structure wherein said first Si-containing semiconductor region 320 has a (110) crystal orientation and said second Si-containing semiconductor region 440 has a (100) crystal orientation. See the specification, page 2-3 of the pending application.

Regarding claim 66, Admission discloses the planar hybrid-orientation substrate structure further comprising at least one nFET device and at least one pFET device, wherein said at least one nFET device is located on a (100) crystal orientation and said

Application/Control Number: 10/725,850

Art Unit: 2818

at least pFET device is located on a (110) crystal orientation. See the specification, page 2-3 of the pending application.

Regarding claims 67-68, Admission discloses the planar hybrid-orientation substrate structure comprising all claimed limitations See the specification, page 2-3 of the pending application.

Regarding claim 69, Admission discloses a planar hybrid-orientation semiconductor-on-insulator (SOI) substrate structure, as shown in figs. 1-4 of the instant application, comprising at least one single-layer semiconductor region 440 comprising a semiconductor having a first single-crystal surface orientation and at least one bilayer semiconductor region 320/430 comprising a lower semiconductor layer 430 having said first single crystal surface orientation and an upper semiconductor layer 320 having a second single crystal surface orientation different from the first, said single-layer 440 and bilayer 320/430 semiconductor regions disposed on a buried insulator layer 420. See further the specification, page 2-3 of the pending application.

Regarding claim 72, Admission discloses the structure wherein said buried insulator layer is a dielectric material selected from the group consisting of SiO2, SiO2 containing nitrogen, silicon nitride, metal oxides, metal nitrides, and highly thermally conductive materials. See the specification, page 2-3 of the pending application.

Application/Control Number: 10/725,850 Page 11

Art Unit: 2818

Regarding claims 73-75, Admission discloses the hybrid-orientation substrate structure comprising all claimed limitations. See further the specification, page 2-3 of the pending application.

Regarding claim 76, Admission discloses the hybrid-orientation SOI substrate structure further comprising at least one nFET device and at least one PFET device, wherein said at least one nFET device is located on a crystal orientation that is optimal for said device, said at least pFET device is locate on a crystal orientation that is optimal for said device. See the specification, page 2-3 of the pending application.

Regarding claim 77, Admission discloses the planar hybrid-orientation SOI substrate structure wherein said different surface orientations are selected from the group consisting of (110), (111) and (100). See further the specification, page 2-3 of the pending application.

Regarding claims 78-80, Admission discloses the hybrid-orientation substrate structure comprising all claimed limitations. See further the specification, page 2-3 of the pending application.

Claim Rejections - 35 U.S.C. § 103

Application/Control Number: 10/725,850 Page 12

Art Unit: 2818

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

9. Claim(s) 70 and 71 are rejected under 35 U.S.C. 103 (a) as being unpatentable over admitted prior art (Admission) in view of the following remarks.

Regarding claims 70 and 71, Admission discloses the structure further including at least one isolation region 330. The isolation region 330 shown in figs. 3-4 just partially separating said at least one single-layer semiconductor region from said at least one bilayer semiconductor region. However, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the isolation region 330 so that it would extend to and/or even under the buried oxide and deep into the substrate, as that shown in figs. 1c-d. Such modification would not change the scope and/or spirit of the invention illustrated by fig. 4, and that such modification would involve only routine skills in the art as it is taught by figs. 1c-d.

Conclusion

10. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the day of this letter. Failure to respond within the period for response will cause the application to become abandoned (see M.P.E.P 710.02(b)).

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dao H. Nguyen whose telephone number is (571)272-1791. The examiner can normally be reached on Monday-Friday, 9:00 AM – 6:00 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on (571)272-1787. The fax numbers for all communication(s) is 571-273-8300.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571)272-1625.

David Nelms
Supervisory Patent Examiner
lecunology Center 2800

Dao H. Nguyen Art Unit 2818 October 13, 2005